Compile SystemRDL into a SystemVerilog control/status register (CSR) block
pip install peakrdl-regblock